Abstract-This paper presents an analog implementation of synapse multiplier with 180nm technology using PWM technique. A high gain CMOS operational amplifier is built with ±1.8V supply. The designed operational amplifier is used to design a CMOS Synapse Multiplier that uses PWM signals to compute. The designed Synapse can be used in Multilayer Perceptron design of Pulsed Neural Networks. The performance parameters are simulated and observed using CADENCE SPECTRE Virtuoso 6.1.5 BSIM3v3.
I. INTRODUCTION
Artificial Neural Networks have been found to be used in numerous applications where processes to be run serially were difficult to handle. Efficient implementations have been found in fields of Analog, Digital and Mixed mode using current or voltage modes of operation. Analog pulsed neural networks exhibit merits in terms of implementations in VLSI. For pulse width modulation techniques in voltage and current modes, significant contributions have been made [1, 3, 9, 10] . Using a PWM signal to control the flow duration of a current, the total output charges are equal to multiplication of pulse width and current [5] . For retrieval and learning in Neural networks, complete VLSI neural structure can be designed.
Considering that Pulse-Stream encoding design technique uses digital signals to carry information that controls analog circuitry, our work has been done based on CMOS circuits for Pulse stream Neural Network [2] . Pulse bursts are produced by some neurons with longer or defined intervals [6] . Synaptic activity, cell morphology and electrical properties of membrane in the dendrite of neuron establish the behavior of the pulse [6] . For the design of appropriate CMOS Synapse Multiplier with Pulse Width Modulation (PWM) Technique, it is required we design low power op amp.
Section II gives a detailed account of the design of the operational amplifier and their simulation results. In Section III, the CMOS Synapse using the operational amplifier is designed and its results are discussed. Section IV concludes with applications and future work. 
II. LOW POWER OPERATION AMPLIFIER DESIGN

A. Design and Analysis
The structure of the two stage op amp is chosen by selection of dc current. The aspect ratio (W/L) is chosen and the compensation circuitry design is designed [8] . The hand calculations are done with help of process and model parameters as described by BSIM3V3 manual and gpdk180 process files used in Cadence Virtuoso 6.1.5 [4] .
Using material and device parameters, an opamp to meet the specifications has been designed where ′ is transconductance parameter, is the channel width, is the channel length, is the compensation capacitor, is slew rate, µ 0 is the mobility factor, C ox is the oxide capacitance Aspect ratio = � Chosen device length L= 1µm 
Design of S 3 and S 4
Design The layout design shows an area of 52.965x16.95µm 2 mostly occupied by M6 which has the largest aspect ratio of 50 as illustrated in Fig.3 . Table II compares the specifications designed for and the simulated results arrived at. 
B. Simulated outputs and their inference
III. PWM SYNAPSE MULTIPLIER
The PWM coding technique is represented by positive analog value with pulse width relational to the magnitude [7] . It has been realized to contribute for simple structure and good linearity [5] . In voltage mode design of Synapse, the product of PWM signals can be found by manipulating the integration time of current as in Fig.4 [10] . The resultant integration voltage is proportional to the multiplication of the pulse width of PWM signals and the current [12] . input signals in the multiplier block [7, 11] . The output current I B fed as input to the Integration and Summation block which has the designed opamp that takes its reference voltage for comparison. There were wide variations in DC response for various values of in Fig.7 .We found that appropriate value of is around 0.9V for our design. charges capacitor C, controls charging process when is low. Charging is controlled by by means of MOSFET M3 as found in circuit Fig.5 . The charging time is equal to 's pulse width . So the multiplier's final result [6] can be expressed as
In Fig.5 , M4 is added so that the working of M1 and M2 are not affected w.r.t. M3 so as to improve the circuit's precision. M5 and M9 are used to weaken clock feedthrough effects of and [6] . When is high, is reset to reference voltage . This has been observed in simulation results obtained as in Fig.7 . Thus the design of multiplier results in an optimal value of that is based on pulsed waveform and can be further used in design of an entire pulsed neural network.
IV. CONCLUSION
In simpler form, an artificial neural network requires us to design Synapse Multiplier and Activation function to form a neural network. In case of using PWM technique, specialized neuronal voltage-to-pulse converter design can be used to complete the network. Its working can be tested for learning and training neural networks and implemented in neural chips. They have wide use in biomedical applications like hearing aid design and vision chips [14, 15] .
